Commit c06a8dbe authored by Iulian Gheorghiu's avatar Iulian Gheorghiu

Add RISCv five stage pipelined core with separate and single BUS example design.

Single BUS ROM, RAM and peripherals communication fully functional, all can be attached to the data BUS.
parent d1d5234b
Pipeline #23 failed with stages